



Quantum Imaging with 3D Semiconductor Detector

March 13, 2018

Riken Colloquim@Wako

Yasuo Arai


High Energy Accelerator Research Organization (KEK)

yasuo.arai@kek.jp, <http://rd.kek.jp/project/soi/>

Outline



- I. Introduction
- II. SOI Pixel Process
- III. Detector Examples
- IV. Summary

Compton Electrons Tracks




I. Introduction

Pixel Detector used in CERN LHC (Hybrid Pixel)



- Large number of metal bump bondings.
→ Low Yield and High Cost
- Performances are limited by the bump size.


Hybrid Detector



Monolithic




Silicon-On-Insulator (SOI)



SOI technology is a natural solution in the evolution of radiation pixel sensor.


Silicon-On-Insulator Pixel Detector (SOIPIX)



Monolithic Detector having fine resolution of silicon process and high functionality of CMOS LSI by using a SOI Pixel Technology.

Features of SOI Pixel Detector

- Monolithic device. No mechanical bonding.
- Fabricated with semiconductor process only.
→ High reliability and Low Cost.
- High Resistive fully depleted sensor (50um~700um thick) with Low sense node capacitance. → Large S/N.
- On Pixel processing with CMOS circuits.
- No Latch up and very low Single Event cross section.
- Can be operated in wide temperature (1K-570K) range.
- Based on Industry Standard Technology.



First SOI Wafer (SIMOX)

First good quality SOI wafer


SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.



K. Izumi
(NTT Japan,
1978)

Oxygen Ion Implantation
120-200 keV, $4-20 \times 10^{17} \text{ cm}^{-2}$




Present SOI Wafer (SmartCut™)



Michel. Bruel
(Leti, 1991)


Become popular after 2000. **soitec**




(from SOITEC Web)

SOI Performance : Smaller Junction Capacitance

Bulk




SOI




C_j is 1/10 of Bulk technology.
Gate Capacitance is 30-40% Lower.

High Speed / Low Power




Radiation Tolerance

SOI is Immune to Single Event Effect



But not necessary strong to Total Ionization Dose due to thick BOX layer


This must be remedy for the application under high radiation environment.






Operation at Cryogenic Temperature

Bulk MOS

SOI MOS




< 4.2K



II. SOI Pixel Process


Hybrid Detector



Monolithic




Silicon-On-Insulator (SOI)



To use SOI technology for pixel detector is already discussed in 1990^(*).

(*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

Issues in SOI Pixel




- Transistors does not work with Detector High Voltage. (Back-Gate Effect)
- Circuit signal and sense node couples. (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.


Buried p-Well (BPW)

Substrate Implantation



- Cut Top Si and BOX
- High Dose

BPW Implantation



- Keep Top Si not affected
- Low Dose



- Suppress the **Back Gate Effect**.
- Shrink pixel size without losing sensitive area.
- Increase break down voltage with low dose region.
- Reduce electric field in the BOX which improve radiation hardness.

$I_{ds}-V_{gs}$ and BPW

w/o BPW

with BPW=0V

NMOS



Back-gate effect is completely suppressed by the BPW.


Lapis Semi. (*) 0.2 μm FD-SOI Pixel Process

Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ μm^2), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm ϕ , 720 μm thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$, FZ(n) $> 2\text{k} \Omega\text{-cm}$, FZ(p) $\sim 25 \text{ k} \Omega\text{-cm}$ etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.

Multi-Project Wafer (MPW) run
(1~2 times / year)

0.2 μm SOI-CMOS Pixel Process




Mask Size 24.6 x 30.8 mm²

Open to academic users
In the world.
Very unique process!

Issues in SOI detector


Sensor and Electronics are located very near. This cause ..



The BPW layer solved the back gate issue, but other issues are not yet solved.

Then we introduced additional conductive layer under the transistors (→ Double SOI).

SOIPIX Detectors (Double)



Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.

Metal 5

Cross section of the Double SOI Pixel


Middle Si

Middle Si Contact

Transistor


Metal 1

Sensor Contact



Effect of Double SOI

Cross Talk from Clock line




(by Lu Yunpeng (IHEP))

Shield:
Cross Talk
between Circuit
and Sensor is
reduced to 1/20.

Gamma-ray Irradiation Test (I_d - V_g Characteristics v.s. SOI2 Potential)

NMOS

I/O normal V_{th}
Source-Tie Tr.
 $L/W = 0.35\mu\text{m}/5\mu\text{m}$



- 0kGy
- 0.5kGy
- 1kGy
- 2kGy
- 5kGy
- 10kGy
- 20kGy
- 100kGy



By setting Middle Si potential (V_{soi2}) to $-5V$, I_d - V_g curve returned nearly to pre-irradiation value at 100 kGy(Si) (10 Mrad).

(by U. of Tsukuba)

Variation of I_d - V_g Characteristics and Effect of SOI2 Potential

PMOS


I/O Normal V_t
Source-Tie
 $L/W = 0.35\mu\text{m}/5\mu\text{m}$




Threshold voltage shift is not so large in PMOS, but Drain Current decreases much .

Dose Increase in Lightly Doped Drain (LDD) Region

- Major cause of the drain current degradation by radiation is V_{th} increase at gate edge due to positive charge generation in spacer.
- Charge in spacer control the V_{th} of the parasitic transistor.
- To reduce this effect, lightly doped drain (LDD) dose should be increased.
- Present process has rather low dose in LDD region to aiming lower power.



Id-Vg Characteristics in Triode Region




With increasing Implantation dose of PLDD region 6 times higher than present value, the degradation is reduced from 80% to 20% at 112 kGy(Si).


Ref.) I. Kurachi, et al. "Analysis of Effective Gate Length Modulation by X-Ray Irradiation for Fully Depleted SOI p-MOSFETs, IEEE Trans. on Elec. Dev. Vol. 62, Aug. 2015, pp. 2371-2376.

Layout Shrink (Active Merge)

Bulk CMOS




SOI




In the SOI process, it is possible to merge NMOS & PMOS Active region and share contacts.

Single Port SRAM Bit Cell



Only 1 Active region



Cell Size : $3.94\mu\text{m} \times 3.06\mu\text{m} = 12.06\mu\text{m}^2$



III. Detector Examples

On-Going SOI Projects

- INTPIX : General Purpose Integration Type
→ KEK, Tsukuba.
- SOPHIAS : Large Dynamic Range Large Area for XFEL, SR → Riken
- XRPIX : X-ray Astronomy in Satellite
→ Kyoto, Miyazaki, Shizuoka,,,,
- SOFIST : Linear Collider Vertex Detector
→ KEK, Tsukuba, Osaka, Tohoku,, (China, Poland)
- CNPIX : General Purpose Counting Type → KEK, China
- STJPIX : Superconducting Tunnel Junction on SOI
→ Tsukuba, AIST.
- MALPIX : TOF Imaging Mass Spectrometer
→ KEK, Osaka.

Integration Type Pixel (INTPIX)



Pixel Size : $12 \times 12 \mu\text{m}^2$
896x1408 (~1.3 M) pixels,
11 Analog out port, Column CDS.



INTPIX5


3D CT Imaging at KEK PF

INTPIX




- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.

INTPIX4: Computed Tomography with Synchrotron X-ray




ILC Acc. Design Overview (in TDR)



ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)





Test Chip Spec.

- Chip size: $2.9 \times 2.9 \text{ mm}^2$
- Substrate (FZ n-type, $2 \text{ k}\Omega\cdot\text{cm}$)
- Pixel size: $20\sim 25 \mu\text{m}$
- No. of Pixel: 50×50 pixels
- Gain: $32 \text{ mV}/\text{ke}^-$ (@ $C_f=5\text{fF}$)
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic

R&D for 3D integration is also progressing.

Tracking Resolution: High-Energy Beam test @Fermi National Accelerator Lab.




**Proton Beam
(120 GeV/c)**

Two kinds of SOPIX-DSOI detectors are used:

- FPIX2 x 4: 8 μm square pixel detector
- SOFIST1 x 2: 20 μm square pixel detector

Tracking Resolution (cont.)





Less than 1 μm Position Resolution for high-energy charged particle is achieved first in the world !

(K. Hara et al., Development of Silicon-on-Insulator Pixel Detectors, Proceedings of Science, to be published)

SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA




SOPHIAS



0.25 μ W/pixel without power pulsing

SOPHIAS (2007-2018)

T. Kudo, N. Teranishi, K. Ozaki,
collab. with KEK, Lapis
Semiconductor, Kyocera etc.



Imaging Area:
64.77 x 26.73 mm²

Largest in class

SOPHIAS

Major Specifications

Pixel Number: 1.9 M
Pixel: 30 μm^2
Rad. Hardness: 1 GGy @ 7 keV
Frame Rate: 60 Hz
Noise: 180 e-rms (0.1 phs.@6 keV)
Peak Signal: 18.7 Me⁻ (11400 phs.@ 6 keV)

Peak Signal Density: 12.7 phs./1 μm^2 @ 6 keV

Highest among XFEL detectors

cf) 3.7 phs/1 μm^2 (Jungfrau, PSI)



Status

Development completed.
Yield improvement ongoing.
Sensor Production to be Completed in FY2018.

Wide Dynamic Range: SOPHIAS


SACLA BL3 6keV (1.5×10^{11} photons/pls)

CoO: dia. 22 nm; t=1mm

Sensor is operated at the 60 Hz frame/second mode

Dynamic Range: 1 ~ 10,000 6keV photon/pix (~ 18.7 M e-/pix)

1






SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.

- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.



X-ray Tube Cu 22kV 400uA
5000 frames accumulated
(total exposure: 500 s)
Sensor-detector: 2m






XRPIX: Event-Driven Detector for X-ray Astronomical Satellite

Timing resolution of CCD is too poor to make anti-coincidence.





Aiming to install in the next satellite FORCE (Focusing On Relativistic universe and Cosmic Evolution)

XRPIX5: Event Driven X-ray Astronomy Detector




New Sensor Structure: Pinned Depleted Diode (SOIPIX-PDD)

Gain = 70 $\mu\text{V}/e^-$
 Noise = 11.0 e^-
 Dark Current = 57 pA/cm^2 @-35 $^\circ\text{C}$




- Good Energy Resolution
- High Charge Collection Efficiency




(静岡大 川人研)

Neutron Detection (Boron Converter)

Micron resolution!



Typical charge cluster of alpha particle event from Am Source







Enough Charge Sharing!



No Saturation!

櫻井(物質材料機構)、神谷(東大理)、

Toward Higher Detection Efficiency



Efficiency as a function of ${}^6\text{LiF}$ (89% enrichment) thickness



Det. Effi. >30%

a)

b)

Christer Fröjd, Vertex2016,

<https://indico.cern.ch/event/452781/contributions/2297517/attachments/1344468/2026375/VERTEX2016.pptx>

IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 100 kGy(Si) by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- Our SOI Pixel process run is open to academic people. Please join the run.

Thank You!

