



Quantum Imaging with 3D Semiconductor Detector

March 13, 2018 Riken Colloquim@Wako

Yasuo Arai

High Energy Accelerator Research Organization (KEK) yasuo.arai@kek.jp, http://rd.kek.jp/project/soi/

<u>Outline</u>

- I. Introduction
- II. SOI Pixel Process
- III. Detector Examples
- IV. Summary







SOI technology is a natural solution in the evolution of radiation pixel sensor.

Silicon-On-Insulator Pixel Detector (SOIPIX)



Monolithic Detector having fine resolution of silicon process and high functionality of CMOS LSI by using a SOI Pixel Technology.

Features of SOI Pixel Detector

- Monolithic device. No mechanical bonding.
- Fabricated with semiconductor process only.
 → High reliability and Low Cost.
- High Resistive fully depleted sensor (50um~700um thick) with Low sense node capacitance. → Large S/N.
- On Pixel processing with CMOS circuits.
- No Latch up and very low Single Event cross section.
- Can be operated in wide temperature (1K-570K) range.
- Based on Industry Standard Technology.



First SOI Wafer (SIMOX)

First good quality SOI wafer

SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.





K. Izumi (NTT Japan, 1978)



Pesent SOI Wafer (SmartCut[™])



Michel. Bruel

(Leti, 1991)

Become popular after 2000. SpiteC



SOI Performance : Smaller Junction Capacitance Bulk SOI





Cj is 1/10 of Bulk technology. Gate Capacitance is 30-40% Lower.

High Speed / Low Power



Radiation Tolerance



But not necessary strong to Total Ionization Dose due to thick BOX layer

This must be remedy for the application under high radiation environment.



Operation at Cryogenic Temperature



II. SOI Pixel Process

Hybrid Detector



To use SOI technology for pixel detector is already discussed in 1990^(*).

(*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

Issues in SOI Pixel



- Transistors does not work with Detector High Voltage. (Back-Gate Effect)
- Circuit signal and sense node couples.
 (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.



- Suppress the Back Gate Effect.
- Shrink pixel size without loosing sensitive area.
- Increase break down voltage with low dose region.
- Reduce electric field in the BOX which improve radiation hardness.



Back-gate effect is completely suppressed by the BPW.

Lapis Semi.^(*) 0.2 µm FD-SOI Pixel Process

Process	0.2µm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/um ²), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm ϕ , 720 μ m thick Top Si : Cz, ~18 Ω -cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) ~700 Ω -cm, FZ(n) > 2k Ω -cm, FZ(p) ~25 k Ω -cm etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

^(*) Former OKI Semiconductor Co. Ltd.

Multi-Project Wafer (MPW) run (1~2 times / year)

$0.2 \ \mu m$ SOI-CMOS Pixel Process



Issues in SOI detector

Sensor and Electronics are located very near. This cause ...



The BPW layer solved the back gate issue, but other issues are not yet solved.

Then we introduced additional conductive layer under the transistors (\rightarrow Double SOI).



Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.



x9.0k TE 12/10/16

Effect of Double SOI

Cross Talk from Clock line





100kGy

23

Variation of Id-Vg Characteristics and Effect of SOI2 Potential



I/O Normal Vt Source-Tie L/W =0.35um/5um



Dose Increase in Lightly Doped Drain (LDD) Region

- Major cause of the drain current degradation by radiation is Vth increase at gate edge due to positive charge generation in spacer.
- Charge in spacer control the Vth of the parasitic transistor.
- To reduce this effect, lightly doped drain (LDD) dose should be increased.
- Present process has rather low dose in LDD region to aiming lower power.



(by I. Kurachi)

Id-Vg Characteristics in Triode Region



With increasing Implantation dose of PLDD region 6 times higher than present value, the degradation is reduced from 80% to 20% at 112 kGy(Si).

Ref.) I. Kurachi, et al. "Analysis of Effective Gate Length Modulation by X-Ray Irradiation for Fully Depleted SOI p-MOSFETs, IEEE Trans. on Elec. Dev. Vol. 62, Aug. 2015, pp. 2371-2376.



Single Port SRAM Bit Cell





Only 1 Active region

Cell Size : $3.94 \mu m X 3.06 \mu m = 12.06 \mu m^2$

III. Detector Examples

On-Going SOI Projects

- INTPIX : Genera Purpose Integration Type
 → KEK、Tsukuba.
- SOPHIAS : Large Dynamic Range Large Area for XFEL,
 SR → Riken
- XRPIX : X-ray Astronomy in Satellite
 → Kyoto, Miyazaki, Shizuoka,,,,
- SOFIST : Linear Collider Vertex Detector
 → KEK, Tsukuba, Osaka, Tohoku,,, (China, Poland)
- CNPIX : General Purpose Counting Type \rightarrow KEK, China
- STJPIX : Superconducting Tunnel Junction on SOI
 → Tsukuba, AIST.
- MALPIX : TOF Imaging Mass Spectrometer
 → KEK, Osaka.

and Many Other Project are being planned

Integration Type Pixel (INTPIX)

Pixel Size : 12x12 μm²
896x1408 (~1.3 M) pixels、
11 Analog out port、Column CDS.





INTPIX5

3D CT Imaging at KEK PF

INTPIX



- Sensor: INTPIX4 FZn, Backside Illumination
- HV:200V、Integration Time:1ms、ScanTime:320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.

INTPIX4: Computed Tomography with Syncrotron X-ray



3mm

ILC Acc. Design Overview (in TDR)



ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)



Test Chip Spec.

- Chip size: 2.9 × 2.9 mm2
- Substrate (FZ n-type, 2 kΩ•cm)
- Pixel size: 20~25 µm
- No. of Pixel: 50×50 pixels
- Gain: 32 mV/ke- (@Cf=5fF)
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic

R&D for 3D integration is also progressing.

Tracking Resolution: High-Energy Beam test @Fermi National Accelerator Lab.





Two kinds of SOIPIX-DSOI detectors are used:

- FPIX2 x 4: 8 μm square pixel detector
- SOFIST1 x 2: 20 μ m square pixel detector

Tracking Resolution (cont.)



(K. Hara et al., Development of Silicon-on-Insulator Pixel Detectors, Proceedings of Science, to be published)

<u>SOI Photon-Imaging Array Sensor (SOPHIAS)</u> for X-ray Free Electron Laser (XFEL) SACLA







SOPHIAS (2007-2018)





Imaging Area: 64.77 x 26.73 mm² Largest in class

Major Specifications

Pixel Number: 1.9 M Pixel: 30 µm□ Rad. Hardness: 1 GGy @ 7 keV Frame Rate: 60 Hz Noise: 180 e-rms (0.1 phs.@6 keV) Peak Signal: 18.7 Me- (11400 phs.@ 6 keV)

Peak Signal Density: 12.7 phs./1 µm□@ 6 keV **Highest among XFEL detectors** *cf*) 3.7 phs/1 µm□ (Jungfrau, PSI)

Status

Development completed. Yield improvement ongoing. Sensor Production to be Completed in FY2018.

T. Kudo, N. Teranishi, K. Ozaki, collab. with KEK, Lapis Semiconductor, Kyocera etc.



Wide Dynamic Range: SOPHIAS

SACLA BL3 6keV (1.5 × 10¹¹phtons/pls) CoO: dia. 22 nm; t=1mm Sensor is operated at the 60 Hz frame/second mode Dynamic Range: 1 ~ 10,000 6keV photon/pix (~ 18.7M e-/pix)



SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.

- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.

X-ray Tube Cu 22kV 400uA 5000 frames accumulated (total exposure: 500 s) Sensor-detector:2m

Aiming to install in the next satellite FORCE (Forcusing On Relativistic universe and Cosmic Evolution)

(Kyoto U. etc.)

XRPIX5: Event Driven X-ray Astronomy Detector

Dark Current = 57 pA/cm2 @-35°C

(静岡大 川人研)

350

300

250

200 Counts 150

100

50

SOI Circuits

n⁺

n-ch. p-ch

GND

<u>Neutron Detection (Boron Converter)</u>

$^{10}B + n \rightarrow ^{7}Li + ^{4}He + 2.31 MeV + \gamma(0.48 MeV)$

櫻井(物質材料機構)、神谷(東大理)、

Christer Fröjdh, Vertex2016,

https://indico.cern.ch/event/452781/contributions/2297517/attachments/1344468/2026375/VERTEX2016.pptx

IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 100 kGy(Si) by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- Our SOI Pixel process run is open to academic people. Please join the run.

Thank You!

