

# INTTの初期化について

蜂谷 崇

# はじめに

- Half Entry問題

- データ信号についてパルス測定からわかった事
  - パルス幅が狭い (5ns -> 3.5ns)
  - パルスのjitterがある(1ns程度)
- 考えられること
  - データ受信時を上手く取り込めていないのでは。
- 対策
  - Jitterを減らす： FPHXチップの初期化に失敗しているせいではないかと予想し、初期化が成功するまで、リセットを繰り返す。
- 疑問：
  - SlowControlの設定で何が初期化できるのか。


# GlobalStartボタンのコマンド列

- `send_fo_sync()` : SlowControlのFiberをSyncする
- `send_fpga_reset()` : FEM, FEM-IB, ROCのFPGAをリセットする
- `time.sleep(2)`
- `#send_fo_sync()`
- `send_reset(regpanels)` : FFR FPHXチップをハードリセットする
- `send_init(regpanels)` : GUIの初期値をFPHXに送る
- `send_enable_ro(regpanels)` : FPHXをReadOutデータ出力モードにする
- `send_latch()` : ROCのデータファイバをSyncする。FPHXチップからのデータパルスのPhaseを決める
- `#send_latch()`
- `#send_latch()`
- `send_fem_lv11_delay(int(fem_lv11_delay_var.get()))`
- `send_pulse_module(pulse_module_var, pulse_wedge_var, femaddr_var)`
- `send_bco_start()` : FEMとFPHXにBCOを送り、ビームカウンタをスタートさせる
- `send_calib()`
- `start_daq_prog(regpanels)`


# SlowControlコマンド

If you would like to run manually, some of the basic DAQ buttons are described here, in the order in which they are generally pushed when collecting data (and the buttons can be found in the image below, primarily in the upper right-hand corner):

- **FPGA Reset:** This issues a reset to the FPGAs on the FEM, FEM Interface and ROC boards. It should be issued after you first power up, and we generally issue one before data collection. The FPGA Reset sequence ends with a SC FO sync command being sent so you should see the FO Sync LED light up at the end of RESET also.
- **FO Sync:** This generates the fiber optic synchronization sequence on the slow control fiber. If the synchronization has been successfully achieved in both directions then the top, left-most LED on the FEM will light up. If it isn't achieved, just hit the button again until sync is achieved.
- **FFR:** This used to be the general reset button but now it just issues a fire-fighter reset to the FPHX chips. This should be issued after power-up of a wedge and before sending an INIT command.
- **INIT:** Download parameters to FPHX chips. This needs to be issued after FFR. If INIT has worked properly, you should see the digital current draw for the wedges drop from the value that you have after a FFR.
- **Enable RO:** This sends and enable readout command to the FPHX chips. It is necessary to hit this after an INIT to get the data words to come out of the FPHX chips.
- **Latch FPGA:** This LATCH command serves two purposes - first, it initiates the fiber optic synchronization command to the ROC data fibers. If synchronization is achieved, then all 8 lights for each fiber that is connected to the FEM should become lit on the FEM front panel (3rd and 4th rows of LEDs go with the bottom fiber on the FEM, 5th and 6th rows go with the top fiber on the FEM). Second, the LATCH readies the ROC data FPGAs for data collection by determining the phase of the data lines coming from the FPHX chips.
- **Start DAQ** This readies the NI for data collection.
- **BCO Start** This command is needed to synchronize the beam-clock counters on the FPHX chips and the FEM. It simultaneously issues a start counter command to the FEM and down to the FPHX chips. The result is that the two will be counting in sequence but it does **not** cause the BCO clock for a calibration, for instance, to be on the same clock each time you run calibration.
- **Calib:** Issue a calibration command to the ROC board. After the command is received, the ROC will initiate a full calibration sequence for the chips.
- **Set Module:** This must be set each time you want to change the module that is being calibrated, but does not need to be sent again for subsequent runs that are to use the same module. This button is a bit of a misnomer right now because it actually selects one of 8 possible "sides" to calibrate in a phi slice. "0" corresponds to station 0, side 0, "1"=station 0, side 1, "2"=station 1, side 0, etc. This should be changed to specify the phi slice, the module, and side to be calibrated, and allow for multiple modules to calibrate at once.



# DATA\_FPGA



# FPGAコードと回路図を見て分かった事


- DataFPGAには、チップ事のデータをマスクする機能はない。
  - 実装が途中で止まっている。
- データ用optic fibreのコネクタをリセットする機能はない
  - LEDが光るとコネクタがFailしている。
  - リセットや状態異常のラインはSlowControlFPGAに繋がっているが使っていない。
- Latchコマンド
  - 今調べ中です。

# 疑問

- FEM, FEM-IBは本番でも使うのか？
  - FPHXからの読み出しは、FELIXボードを使う
  - BCO\_CLOCKの供給、SlowControlの制御などはどのようにするのか？
    - これまでどおりFEM, FEM-IB？ FELIXボードにSlowControlを制御する機能はあるのか？ → 多分ない。
    - Calibデータはどのようにして取るのか？
      - AmplitudeデータはSlowControlのリードバックラインを経由して吸い上げ、FEMでFPHXからの読み出しデータと結合される。読み出しデータが別になった場合、これができなくなる。



# 電源の接続



- ラダーへの電源が2系統に分かれている。



