Introduction of the SOI Pixel Detector and application to the EIC vertex detector

> T. Tsuboyama For the SOI collaboration 16 July 2021





The charge induced in the Si wafer is processed by the CMOS circuit above

Various wafer (sensor) and implantation features can be chosen depending on the radiation (MIP/X ray/Gamma/Neutron...)



### Close up of the SOI structure



- Working with LAPIS semiconductor, Japan.
- The production is done in the industry semiconductor factory → Reliability, Quality control...
- Standard CMOS technology  $\rightarrow$  Complex circuit can be implemented in the pixel die with the standard CAD tools.
- Sensor thickness from 500  $\mu m$  to 50  $\mu m$  (thinning)
- The sensor characteristics can be controlled by impurity implantation design.



### Activities of the SOI pixel sensor group

• 2005 SOI activity started in KEK

### First X ray image of a small fish (2010.12)

#### INTPIX4

Pixel Size : 17 um x 17 um No. of Pixel : 512 x 832 (= 425,984) Chip Size : 10.3 mm x 15.5 mm Vsensor=200V, 250us Int. x 500 X-ray Tube : Mo, 20kV, 5mA



X-ray Image of a small dried sardine taken by a INTPIX4 sensor (3 images are combined).

(A. Takeda)

# Double SOI (2012-)

- Another SOI structure is added to a SOI sensor.
- The new SOI layer works as shield between the CMOS circuit and the sensor.
- Improve the performance of the SOI pixel sensor.
  - Effect of back bias voltage
  - Digital-Analog interferences
  - Radiation hardness





### SOPHIAS for the Free Electron Laser Imaging device 64.8mm (2160 pix)



Large size by stitching of 3 reticule size sensor to one. Large dynamic range by combining different gain circuit.

# SOFIST (2016-) for the ILC pixel detector

- Beam collision occurs in every 554 ns for 1 msec.
- Hit information should be stored in each pixel and read out in the 200 ms collision interval.



# 3D integration (2019-) Stacking of CMOS circuit to achieve more complex function

 To integrate such complex functions to a given pixel size (20 µm x 20 µm), we had to add a CMOS circuit onto a pixel sensor.



# 3D integration (2019-)

# Stacking of CMOS circuit to achieve more complex function

- To integrate such complex functions to a given pixel size (25 μm x 25 μm), we integrated a CMOS circuit fo
- Four connection per pixel: Con

Upper chip (additional circuit) Thinned to 6 µm thick



Lower chip (SOI pixel sensor)





12

### Beam tests at Fermilab 120 GeV proton beam

- 2017 with a 8 µm x 8 µm SOIPIX sensor, FPIX, better than 1 µm position resolution has been confirmed.
- 2020 with the SOFIST sensor (with 3D integration) the MIP particle was observed successfully.





# DuTiP (2020-) for the Belle II upgrade pixel



- Pixel sensor will be placed 15 mm from Beam
- Beam back ground hits 133 MHz/cm<sup>2</sup>.
- Trigger rate 30 kHz
- Trigger decision 5-10 µs
- Pixel size 40-45 µm
- Low power consumption



# DuTiP (2020-) for the Belle II upgrade pixel detector

Hit reduction by taking coincidence hit with trigger in each pixel.

Hit information should be kept for the decision time in each pixel.

Most complex SOIPIX so far designed.

Belle event trigger

+ signal



### What Can We Provide for the EIC?

- Input parameters for pixel sensor design
  - Necessary spatial resolution  $\rightarrow$  Sensor thickness and pixel size.
  - Distance from the collision point  $\rightarrow$  Chip size
  - The following parameters are necessary to determine the circuit and readout scheme of the pixel sensor.
    - Beam collision frequency or interval
    - Trigger rate / Trigger latency /Data acquisition scheme.
    - Back ground rate.
    - Signal hits /event.

# Summary

- SOIPIX is a monolithic pixel sensor with the standard CMOS circuit and (almost) arbitrary structure of the radiation sensor.
- We have developed various sensors for Xray.
- It also fits particle physics experiments.
- We have designed and produced the prototype sensors for the ILC and Belle pixel detector.
- Even small pixel size, we can integrate necessary circuits by using the 3D stacking.
- We need some more information to start chip design.