




ROC_FEMデーの流れ



蜂谷 崇
奈良女子大

INTT readout system @ Test Bench






各チップから20bitデータ
4ラダー、26chip/ラダー



各ラダーから32ビットを
2本のファイバーで送る(16x2)

4ラダー分=8本のファイバー


ポートに対応
Sta0 -> port0
Sta1 -> port1
Sta2 -> port2
Sta3 -> port3



2022/4/12

8x


受信後、32ビットx4ラダーの
データに復元




DATA_FPGAの中身

ポートに対応


Data_Sta0_Chip[0-1][1-5][0-1]
 Data_Sta1_Chip[0-1][1-13][0-1]
 Data_Sta2_Chip[0-1][1-13][0-1]
 Data_Sta3_Chip[0-1][1-13][0-1]




Input from FPHX (20bit)



Output from ROC (32bit) = Deser+Alignment (port)




Output from Deserializer (26bit) = FPHX+chipID





ROC : データ加工と圧縮の流れ

26(ライン=チップ) → 3ライン → 1ライン



ROC												FEM		
FPGA											ROC		FEM	
ポート番号		Deserialize ->	OR_ARRAY	Output_Arbiter	Sync_block_logic			ROC	SERDES	HFBR-772	HFBR-782_R1	回路図		
B0	STA0_Side0_p/n[5:1][1:0]	DATA_IN_0_p/n[18:0] 1つ飛び	DATA_0_0[25:0]	DATA_IN_9[31:0]	DATA_OUT_3[31:0]	DATA_OUT_0_1[31:0]	DATA_OUT_0_1[15:0]	Data_Out_B01[15:0]	B01_L_P/N	DIN2+/-	DOU2+/-	Data_in_0_1[15:0]	DATA_IN_0_1[15:0]	
B0	STA0_Side1_p/n[5:1][1:0]	DATA_IN_0_p/n[19:1] 1つ飛び					DATA_OUT_0_1[31:16]	Data_Out_B01[31:16]	B01_H_P/N	DIN3+/-	DOU3+/-	Data_in_0_1[31:16]	DATA_IN_0_1[31:16]	
B1	STA1_Side0_p/n[13:1][1:0]	DATA_IN_0_p/n[70:20] 1つ飛び	DATA_0_1,2,3[25:0]	DATA_IN_6,7,8[31:0]	DATA_OUT_2[31:0]	DATA_OUT_0_0[31:0]	DATA_OUT_0_0[15:0]	Data_Out_B00[15:0]	B00_L_P/N	DIN0+/-	DOU0+/-	Data_in_0_0[15:0]	DATA_IN_0_0[15:0]	
B1	STA1_Side1_p/n[13:1][1:0]	DATA_IN_0_p/n[71:21] 1つ飛び					DATA_OUT_0_0[31:16]	Data_Out_B00[31:16]	B00_H_P/N	DIN1+/-	DOU1+/-	Data_in_0_0[31:16]	DATA_IN_0_0[31:16]	
B2	STA2_Side0_p/n[13:1][1:0]	DATA_IN_1_p/n[50:0] 1つ飛び	DATA_1_0,1,2[25:0]	DATA_IN_0,1,2[31:0]	DATA_OUT_0[31:0]	DATA_OUT_1_0[31:0]	DATA_OUT_1_0[31:16]	Data_Out_B10[15:0]	B10_L_P/N	DIN8+/-	DOU8+/-	Data_in_1_0[31:16]	DATA_IN_1_0[31:16]	
B2	STA2_Side1_p/n[13:1][1:0]	DATA_IN_1_p/n[51:1] 1つ飛び					DATA_OUT_1_0[15:0]	Data_Out_B10[31:16]	B10_H_P/N	DIN9+/-	DOU9+/-	Data_in_1_0[15:0]	DATA_IN_1_0[15:0]	
B3	STA3_Side0_p/n[13:1][1:0]	DATA_IN_1_p/n[102:52] 1つ飛び	DATA_1_3,4,5[25:0]	DATA_IN_3,4,5[31:0]	DATA_OUT_1[31:0]	DATA_OUT_1_1[31:0]	DATA_OUT_1_1[31:16]	Data_Out_B11[15:0]	B11_L_P/N	DIN10+/-	DOU10+/-	Data_in_1_1[31:16]	DATA_IN_1_1[31:16]	
B3	STA3_Side1_p/n[13:1][1:0]	DATA_IN_1_p/n[103:53] 1つ飛び					DATA_OUT_1_1[15:0]	Data_Out_B11[31:16]	B11_H_P/N	DIN11+/-	DOU11+/-	Data_in_1_1[15:0]	DATA_IN_1_1[15:0]	
A/B/C/Dのどれでも同じ (はず)		この変換で、Sideの情報は無くなり、26チップを1グループとして扱う	ここから1グループにしている					A, Cでは、ファイバーの間違いがあり、入れ替えが起こっている。				FEMのファイバーがフリップしているため、ROCで直している。		
												FEMの上下のどちらのコネクタにファイバーを付けているかによって変わる。今の場合は上。		





B/D ROC内の接続バグ修正

```
--DATA_OUT need one extra clock delay to be in time with LSBs:
DATA_OUT_0_0 <= DATA_OUT_0_0_tmp;
DATA_OUT_0_1 <= DATA_OUT_0_1_tmp;
--Station 3 needs to have 16 bit chunks inverted:
DATA_OUT_1_0(31 downto 16) <= DATA_OUT_1_0_tmp(15 downto 0);
DATA_OUT_1_0(15 downto 0) <= DATA_OUT_1_0_tmp(31 downto 16);
--DATA_OUT_1_0_int <= DATA_OUT_1_0_tmp;
--Test inverting 16 bit chunks for station 4:
DATA_OUT_1_1(31 downto 16) <= DATA_OUT_1_1_tmp(15 downto 0);
DATA_OUT_1_1(15 downto 0) <= DATA_OUT_1_1_tmp(31 downto 16);
--DATA_OUT_1_1_int <= DATA_OUT_1_1_tmp;
```


A

```
--13-Jul-11: found that fibers on ROC FPGA A are all mixed up. Unmix them here to
--match what the FEM has:
--A_00 --> fibers 11 and 1
--A_01 --> fibers 2 and 0
--A_10 --> fibers 9 and 10
--A_11 --> fibers 3 and 8
DATA_OUT_0_0_tmp <= DATA_OUT_0_0_int;
DATA_OUT_0_1_tmp <= DATA_OUT_0_1_int;
DATA_OUT_1_0_tmp <= DATA_OUT_1_0_int;
DATA_OUT_1_1_tmp <= DATA_OUT_1_1_int;
DATA_OUT_0_0(15 downto 0) <= DATA_OUT_1_1_tmp(15 downto 0);
DATA_OUT_0_0(31 downto 16) <= DATA_OUT_0_0_tmp(31 downto 16);
DATA_OUT_0_1(15 downto 0) <= DATA_OUT_0_1_tmp(15 downto 0);
DATA_OUT_0_1(31 downto 16) <= DATA_OUT_0_0_tmp(15 downto 0);
DATA_OUT_1_0(15 downto 0) <= DATA_OUT_1_0_tmp(15 downto 0);
DATA_OUT_1_0(31 downto 16) <= DATA_OUT_1_1_tmp(31 downto 16);
DATA_OUT_1_1(15 downto 0) <= DATA_OUT_0_1_tmp(31 downto 16);
DATA_OUT_1_1(31 downto 16) <= DATA_OUT_1_0_tmp(31 downto 16);
```

C

```
--13-Jul-11: found that fibers on ROC FPGA A are all mixed up. Unmix them here to
--match what the FEM has:
--21-Jul-11: found that C fibers are mixed up a little differently from A fibers. Code
--here is now for C fibers.
--C_00 --> fibers 11 and 0; A_00 --> fibers 11 and 1
--C_01 --> fibers 1 and 2; A_01 --> fibers 2 and 0
--C_10 --> fibers 9 and 10; A_10 --> fibers 9 and 10
--C_11 --> fibers 3 and 8; A_11 --> fibers 3 and 8
DATA_OUT_0_0_tmp <= DATA_OUT_0_0_int;
DATA_OUT_0_1_tmp <= DATA_OUT_0_1_int;
DATA_OUT_1_0_tmp <= DATA_OUT_1_0_int;
DATA_OUT_1_1_tmp <= DATA_OUT_1_1_int;
DATA_OUT_0_0(15 downto 0) <= DATA_OUT_1_1_tmp(15 downto 0);
DATA_OUT_0_0(31 downto 16) <= DATA_OUT_0_0_tmp(15 downto 0);
DATA_OUT_0_1(15 downto 0) <= DATA_OUT_0_0_tmp(31 downto 16);
DATA_OUT_0_1(31 downto 16) <= DATA_OUT_0_1_tmp(15 downto 0);
DATA_OUT_1_0(15 downto 0) <= DATA_OUT_1_0_tmp(15 downto 0);
DATA_OUT_1_0(31 downto 16) <= DATA_OUT_1_1_tmp(31 downto 16);
DATA_OUT_1_1(15 downto 0) <= DATA_OUT_0_1_tmp(31 downto 16);
DATA_OUT_1_1(31 downto 16) <= DATA_OUT_1_0_tmp(31 downto 16);
```

FEM




これが正しいはず

2022/4/12

REVISED 3/


CONTRACT NO.		DATE		FVTX Fr	
DRAWN	M. Prokop	12/10/09		RKD12	
CHECKED	M. Prokop	12/10/09		RKD13	
ISSUED	M. Prokop	12/10/09	SIZE	FSCM NO.	DWG. NR
			D		
			SCALE		



2022/4/12

AS OF 07/11/2011 @ 9:33AM


ORIGINAL ISSUE					REVISIONS				
REVISED LETTER	CLASS	REVIEW	DATE	DESIGNED BY	DATE	DESIGNED BY	CHECK BY	APPROVED BY	DATE
LOS ALAMOS					CLASSIFICATION OF DRAWING: U				
LOS ALAMOS NATIONAL LABORATORY					PART: U				
LOS ALAMOS, NEW MEXICO 87545					DRAWING: U				
MENTOR 2905					TITLE: (P-25) FVTX ROC PROTOTYPE SERIES AND FO XMTR FPGA B				
DRAWN	NAME	SIGNATURE	DATE	GROUP	TOLERANCE SALES/STANDARD NOTES				
DESIGNED					% ±	0.00%	±	ANGLE	±
DRAWN	S. CHACON	S. CHACON	APR 2009	AOT-IC	0.00%	±	FINISH	±	
CHECKED	M. PROKOP	M. PROKOP	APR 2009	AOT-RPE					
PHIL. ENGR.	M. PROKOP	M. PROKOP	APR 2009	AOT-RPE					
APPROVED					SCALE	NO. SHEETS	DRAWING NO.	SHEET	NO.



2022/4/12


AS OF 07/11/2011 @ 9:33AM

ORIGINAL ISSUE				DATE	BY	DATE	BY
REVISION LETTER	DATE	REVISIONS	DATE	BY	DATE	BY	APPROVED BY
<p>LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545</p> <p>MENTOR 2905</p>							<p>DESIGNED BY: S. CHACON</p> <p>DRAWN BY: M. PROKOP</p> <p>CHECKED BY: M. PROKOP</p> <p>PHYS. DESIG. BY: M. PROKOP</p> <p>APPROVED BY: M. PROKOP</p>
DESIGNATED	NAME	SIGNATURE	DATE	GROUP	<p>ILLUSTRATED BY: U</p> <p>DRAWING: U</p> <p>TITLE: (P-25) ROC PROTOTYPE SERIES AND FO XMTR FPGA D</p>		
DESIGNED	<p>TOLERANCE UNLESS OTHERWISE NOTED</p> <p>1/4 ± 0.006 ± 0.0008 ± 0.0008</p> <p>0.025 ± 0.0008 ± 0.0008</p> <p>0.031 ± 0.0008 ± 0.0008</p> <p>0.039 ± 0.0008 ± 0.0008</p>						
APPROVED	<p>SCALE: 1/4" = 1"</p> <p>DRAWING NO.:</p> <p>SHEET: 12</p>						



ORIGINAL ISSUE		REVISIONS		DATE	BY	APPROVED BY
PRELIMINARY	DATE REVIEW	DATE	BY	DATE	BY	APPROVED BY
LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545			CLASSIFICATION # FORM U		DRAWING # (P-25)	
MENTOR 2005			TITLE ROC PROTOTYPE SERDES AND FO XMTR FPGA A		TOLERANCE UNLESS OTHERWISE NOTED 13	
DESIGNED	NAME	SIGNATURE	DATE	GROUP		
DRAWN	S. CHACON	S. CHACON	APR 2009	AOT-JE		
CHECKED	M. PROKOP	M. PROKOP	APR 2009	AOT-RPE		
PREL. ENGR.	M. PROKOP	M. PROKOP	APR 2009	AOT-RPE		
APPROVED					SCALE	SHEET NO.

2022/4/12



2022/4/12

AS OF 07/11/2011 @ 9:33AM

ORIGINAL ISSUE				REVISIONS			
REVISION	DATE	BY	REASON	DATE	BY	REASON	APPROVED BY

LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545		TITLE (P-25) ROC PROTOTYPE SERDES AND FO XMTR FPGA C	
MENTOR 2005 (DATE/NAME) (DESIGNED) (CHECKED) (FILED) (APPROVED)	S. CHACON M. PROKOP M. PROKOP	S. CHACON M. PROKOP M. PROKOP	APR 2009 APR 2009 APR 2009 AUT-JC AUT-RPE

TOLERANCE UNLESS OTHERWISE NOTED X ± 0.5% Y ± 0.1% Z ± 0.05%	14 SHEET NO.
---	-----------------