

Development of LVDS terminator

Fake hits Issue





hypothesis




By attaching a terminator at the open end, we intend to common-mode the noise and cancel it out.

LVDS Terminator prototype






Experiment



Calibration tests were conducted about 50 times each, and data analysis was conducted.

Two types of termination resistors, 100 Ω and 0 Ω were made as prototypes.


Analysis




Proposed new terminator

New Hypothesis


Receiver



New Hypothesis



Proposal





provide potential difference

Connect the positive and negative lines to Vcc and GND via resistors

Structure


Receiver







Drop the potential to the false position.


ROC Side							
RECEPTACLE (TOP)							
J1 (out side)					J2 (in side)		
#	name (net)	#	name (net)	#	name (net)	#	name (net)
1	AGND	100	DGND	1	AGND	100	DGND
2	1_CHIP1_OUT 1P	99	1_CHIP1_OUT 0P	2	SC_IN1p	99	RESET1p
	1_CHIP1_OUT 1N		1_CHIP1_OUT 0N		SC_IN1n		RESET1n
	1_CHIP2_OUT 1P		1_CHIP2_OUT 0P		DGND		BCO_CLK1p
	1_CHIP2_OUT 1N		1_CHIP2_OUT 0N	_	DGND		BCO_CLK1n
	1_CHIP3_OUT 1P		1_CHIP3_OUT 0P	6	OUT_CLK1p	95	SC_OUT1p
	1_CHIP3_OUT 1N		1_CHIP3_OUT 0N		OUT_CLK1n		SC_OUT1n
	1 CHIP4 OUT 1P	_	1_CHIP4_OUT 0P		DGND	_	DGND
	1 CHIP4 OUT 1N		1_CHIP4_OUT 0N	_	DGND		DGND
	CAL_INJECT1		DGND		1_CHIP6_OUT 1P		1_CHIP6_OUT 0P
	AGND		DGND	_	1_CHIP6_OUT 1N		1_CHIP6_OUT 0N
	1_CHIP5_OUT 1P		1_CHIP5_OUT 0P		1_CHIP8_OUT 1P		1_CHIP8_OUT 0P
	1_CHIP5_OUT 1N		1_CHIP5_OUT 0N		1_CHIP8_OUT 1N		1_CHIP8_OUT ON
	1_CHIP7_OUT 1P		1_CHIP7_OUT 0P		1_CHIP10_OUT 1P		1_CHIP10_OUT 0P
	1_CHIP7_OUT 1N		1_CHIP7_OUT 0N		1_CHIP10_OUT 1N	_	1_CHIP10_OUT 0N
	1_CHIP9_OUT 1P		1_CHIP9_OUT 0P		1_CHIP12_OUT 1P		1_CHIP12_OUT 0P
	1_CHIP9_OUT 1N		1_CHIP9_OUT 0N		1_CHIP12_OUT 1N		1_CHIP12_OUT 0N
	1_CHIP11_OUT 1P		1 CHIP11 OUT OP	_	AGND		DGND
	1_CHIP11_OUT 1N		1_CHIP11_OUT 0N		AGND		DGND
	1_CHIP13_OUT 1P		1_CHIP13_OUT 0P		AGND		DGND
	1_CHIP13_OUT 1N		1 CHIP13 OUT ON	21	AGND		+2.5VD
	AGND		DGND		AGND		+2.5VD
	AGND		DGND		+2.5VA		+2.5VD
	+2.5VA	77	+Z.5VD		+2.5VA	_	+2.5VD
	+2.5VA	76	+2.5VD +2.5VD		+2.5VA		+2.5VD
	+2.5VA	75	+2.5VD +2.5VD		+2.5VA	+	+2.5VD
	+2.5VA	74	+2.5VD		+2.5VA	_	+2.5VD
	AGND	73	72.370	_	+2.5VA		+2.5VD
	AGND		DGND		AGND		+2.5VD
	0_CHIP13_OUT ON		0_CHIP13_OUT 1N	_	AGND		+2.5VD
	0_CHIP13_OUT 0P		0_CHIP13_OUT 0P	31	AGND	_	DGND
	0_CHIP13_OUT ON		0_CHIP13_00T 0P 0_CHIP11_OUT 1N		AGND		DGND
	0_CHIP11_OUT 0P		0_CHIP11_OUT 1P		AGND		DGND
	0_CHIP1_OUT 0N		0_CHIP9_OUT 1N		0_CHIP12_OUT 0N		0_CHIP12_OUT 1N
	0_CHIP9_OUT 0P		0_CHIP9_OUT 1P		0_CHIP12_OUT 0P		0_CHIP12_OUT 1P
	0_CHIP7_OUT ON		0_CHIP7_OUT 1N		0_CHIP10_OUT 0N		0_CHIP10_OUT 1N
	0_CHIP7_OUT 0P		0_CHIP7_OUT 1P		0_CHIP10_OUT 0P		0_CHIP10_OUT 1P
	0_CHIP5_OUT 0N		0_CHIP5_OUT 1N	_	0_CHIP10_OUT ON		0_CHIP8_OUT 1N
	0_CHIP5_OUT 0P		0_CHIP5_OUT 1P		0_CHIP8_OUT 0P		0_CHIP8_OUT 1P
	AGND		DGND		0_CHIP6_OUT 0N		0_CHIP6_OUT 1N
	CAL_INJECT0		DGND	_	0_CHIP6_OUT 0P		0_CHIP6_OUT 1P
	0_CHIP4_OUT 0N		0_CHIP4_OUT 1N				DGND
	0_CHIP4_OUT 0P		0_CHIP4_OUT 1P	_	DGND	_	DGND
	0_CHIP4_OUT 0P 0_CHIP3_OUT 0N					_	SC_OUTOp
	0_CHIP3_OUT 0P		0_CHIP3_OUT 1N 0_CHIP3_OUT 1P		OUT_CLK0n OUT_CLK0p		SC_OUTOn
	0_CHIP3_OUT 0N		0_CHIP3_OUT 1N		-		
	0_CHIP2_OUT 0P		0_CHIP2_OUT IN 0_CHIP2_OUT IP	_	DGND DGND		RESET0p RESET0n
	0_CHIP1_OUT ON		0_CHIP1_OUT 1N		SC_IN0p		BCO_CLK0p
	0_CHIP1_OUT 0P		0_CHIP1_OUT 1P		SC_IN0n	_	BCO_CLK0n
50	AGND	51	DGND	50	AGND	51	DGND





How to find resistance





V(positive):V(negative)=R1:R2