INTT Commissioning Plan

RIKEN/RBRC Itaru Nakagawa

INTT Barrel Cabling





2

Commissioning without beam

- 1. Apply 100V bias (HV GUI). Diagnose any over current channels.
- 2. Power on a ladder by ladder (LV GUIs) and apply 100V bias. Run the calibration. Make sure the results appears in the expected ladder map in the Calibration Monitor.
- 3. Diagnose missing channels and try to recover.
- 4. Random trigger noise run (random external trigger). Debug any large noise half ladder or channels.
- Tune the alert range of LV/HV voltage/current control panels (alert features of LV/HV GUI).
- 6. Save dead/hot channels in the database. (Expert GUI)

Necessary Software tools

Calibration Monitor

- Should have a calibration results at a glance. At least the results of $\frac{1}{2}$ barrel appears in a single page. Is it possible?
- Perhaps a calibration mode can be implemented to the OnlineMonitor, but #of hits/strip is not sufficient. We definitely need ADC vs. Amplitude 2D plots.



Commissioning with beam

- 1. BCO Timing Scan (INTT Hit Yield/Event).
- 2. BCO Phase Scan fine tweak the timing with respect to BCO.
- 3. Mis-cabling check by the geometry (Event Display)
- 4. Diagnose missing channels and try to recover
- 5. Check yield uniformity (Online Monitor)
- 6. Gain matching between ladders or fine tweak noise
- 7. DAC Scan at HV=100V (DAC Scan Analyzer)
- 8. Bias Voltage Scan (MIP/MPV Fitter)
- 9. DAC0 threshold optimization. S/N evaluation chip by chip.

Timing Tune



Timing Tune







Fig. 32. Timing distribution of the FVTX hits relative to the RHIC beam clock.

6.1. Timing

The distribution in time of FVTX hits is studied relative to the RHIC collision time by comparing the hit rate at different FVTX delay values relative to the RHIC beam clock. The timing distribution for two sectors of wedges in the south arm is shown in Fig. 32. Most hits fall in a window \sim 30 ns wide.

Two standard trigger timing configurations were used during FVTX operation, as shown by the vertical lines in Fig. 32: during relatively low trigger rate running (in heavy ion systems) hits arriving in a time window two RHIC beam clocks (BCO) wide (1 BCO \sim 106 ns) are accepted. In high trigger rate p+p running, a 1 BCO-wide window is used to avoid recording accidental hits from neighboring beam crossings (1 BCO apart).

On 2023/01/12 22:22, Huang, Jin wrote:

That was exactly how it was done and highly recommended for intt too. It took few hours of a special low bunch fill to perform this scan, shifting BCO phase 19-20ns at a time. That appears the only way to set timing for the sub-bco delay Jin



Fig. 32. Timing distribution of the FVTX hits relative to the RHIC beam clock.

10

BCO Clock (Latency)

Ladder Geometrical Check



https://wiki.sphenix.bnl.gov/index.php/INTT_GEANT_model/geometry#/media/File:2020-05-30-160330_940x871_scrot.png

- In early stage of the commissioning, sPHENIX is operated with magnetic field off.
 - Tracks are expected to be straight.
 - At the 45-55% centrality collision, $80/|\eta|$ tracks -> 4 tracks/half ladder -> 0.15 hit/chip.
 - Matching hits between L0 and L1 can be identified by eye using the event display without fancy tracking algorithm.



DAC Scan



From ELPH annual report and Cheng-Wei's slide 2022/4/15

14



 $\Delta E_{chip13}^{sPHENIX} @50V \sim \Delta E_{chip13}^{ELPH2021} @50V, \Delta E_{chip13}^{sPHENIX} @100V \sim \Delta E_{chip13}^{FNAL2019} @100V ?$ To be studied by a simulation in advance.

15

Bias Voltage Scan

Bias Voltage Dependence

Cheng-Wei's slide 2022/4/15

$$W = \sqrt{2\epsilon \left(V + V_{bi}\right)/Ne} = \sqrt{2\rho\mu\epsilon} \left(V + V_{bi}\right)$$

|--|

- C : capacitance
- d : the distance of the depletion region

5

- V : supply bias voltage
- signal : edep

Principles of operation

Electric field at non-fully depleted voltage

Itaru's Slide 2022/06/22

Bias Voltage Scan Plan

- Importance: It is likely we ends up with operating <100V due to over current of some silicons.
- We need to know the collecting # of electrons below 100V.

- Scan at 90V, 80V, 70V, 60V, 50V only around MIP region.
- Need immediate semi-online analysis (DAC Scan code) if data is satisfactory to cover MPV peak.
- The goal is to make the plot of MPV vs. Bias voltage.
- Not sure if we can run a simulation.

DAC0 Threshold Scan

DAC0 Threshold Scan

- We may need to customize the DAC0 value Chip-by-Chip Basis for noisy chips
- Need to confirm MPV/MIP are same for all Chips.

Yield Uniformity

• Online Monitor

Monitoring

- 1. Define online monitor. Develop and test anomaly (dead/hot channel) checker.
- 2. Establish flushing anomaly checker results to database.

Fig. 35. Typical calibration data for a single channel (data points), fit with a normal cumulative distribution function.

Fig. 36. Histogram of the noise parameter, σ , for all channels under operating conditions, in a typical calibration run. A Gaussian distribution fit to the data gives a mean noise level of 367 electrons. The nominal discriminator threshold at ~2500 electrons is shown by the vertical line. 24

Noise (electrons)